Introduction
A new generation of MOS memories has been created every three years, and the capacities of successive generations have been four times that of the previous generation's. To achieve a high packing density, reduction of only the minimum device dimension is not sufficient. Thus, it is indispensable to devise a memory cell structure whose size can be minimized.
Under this situation, the "diagonal-layout
MOSFETs" ( D-L MOSFETs ) whose active area is set diagonally across the gate electrode arc expected to become general for DRAM's and SRAM's. For example, S. Kimura et al.r) reported a new stacked capacitor cell for which a diagonally placed active area is essential.
Conventional MOSFETs are called "normal MOSFETs" in this paper to distinguish them from the "diagonal-layout MOSFETs ".
A typical layout of a D-L MOSFETs is shown as a inset in Fig. 1 Fig. 2 ( c ) This boundary condition makes the configuration in which the perpendicular from drain to source coincides with the diagonal line of channel area (see Fig. 3 ).
The transition region is ( 1/ ,{7 ) Lo S Wo S 2Lo. For this case, current flows as shown in Fig. 2 As can be seen in Fig. 4 channel lengthening effect reduces the electric field strength at the drain and suppress the short-channel effects; this provides the flat Vo,-\property. However, in the short channel region ( Lo < 0.8 pm ), the channel lengthening effect gradually decreases and V,r approaches the value of the normal MOSFETs.
As for the V*-WD property, threshold voltage in both normal MOSFETs and D-L MOSFETs increase in a narrow channel region below 2 pm.(see Fig. 5 
